Always register only through swayamplus.education.gov.in · Beware of fraudulent phishing emails
The course provides a holistic approach to the intricacies of RISC-V RV32I RTL - Processor IP Design using Verilog HDL aiming a solid foundation in RISC-V Instruction Set Architecture and progress through RTL architecture design, including a 5-stage pipelined implementation. The course also covers Verilog HDL, mastering data types, operators, and advanced techniques for verification with a hands-on labs and project to reinforce your skills and culminate in the creation of a multi-stage pipeline processor design using Verilog HDL.
Offered by Maven Silicon15 hrs theory · 75 hrs practicalEnglishMaven Silicon Experts
The course provides a holistic approach to the intricacies of RISC-V RV32I RTL - Processor IP Design using Verilog HDL aiming a solid foundation in RISC-V Instruction Set Architecture and progress through RTL architecture design, including a 5-stage pipelined implementation. The course also covers Verilog HDL, mastering data types, operators, and advanced techniques for verification with a hands-on labs and project to reinforce your skills and culminate in the creation of a multi-stage pipeline processor design using Verilog HDL.
Processor Architect, Processor Design Engineer, RISC-V Design Engineer, CPU Design Engineer, VLSI Design Engineer
Certification
