Always register only through swayamplus.education.gov.in · Beware of fraudulent phishing emails
The course provides an exploration to RISC-V RV32I RTL - Processor IP Verification using UVM, by delving into RISC-V architecture. The course begins with the Instruction Set Architecture, RV32I processor with a 5-stage pipeline continues with Linux OS fundamentals and transition to UVM, covering its architecture, stimulus modeling, phases, configuration etc.. The course engage with a hands-on labs for UVM setup, sequence creation, and register abstraction model.
Offered by Maven Silicon30 hrs theory · 90 hrs practicalEnglishMaven Silicon ExpertsThe course provides an exploration to RISC-V RV32I RTL - Processor IP Verification using UVM, by delving into RISC-V architecture. The course begins with the Instruction Set Architecture, RV32I processor with a 5-stage pipeline continues with Linux OS fundamentals and transition to UVM, covering its architecture, stimulus modeling, phases, configuration etc.. The course engage with a hands-on labs for UVM setup, sequence creation, and register abstraction model.
Processor Architect, Processor Verification Engineer, RISC-V Verification Engineer, CPU Verification Engineer, VLSI Design Engineer, VLSI Verification Engineer
Certification
